Advanced Lead-On-Chip Tape Design to Improve Thermal-Cycling Reliability in Semiconductor Devices

A single-sided adhesive tape (SSAT) was invented to improve thermal-cycling reliability in semiconductor devices having the lead-on-chip (LOC) packaging structure. The SSAT is designed to have one hard base layer having many through-holes and a single ductile adhesive layer for the attachment to the bottom surface of the lead-frame. Numerical calculation represents that the magnitude of the maximum shear stress induced on the top surface of the device can be considerably reduced by the substitution of the conventional tape with the SSAT. Thus, the adoption of the SSAT might contribute to solving the fundamental problems associated with mismatched CTE performance in semiconductor devices having the LOC packaging structure.