Modeling of Grain Growth in the Polysilicon Channel Process of a Vertical NAND Flash Memory
We present a phase-field model to simulate grain growth occurring in the polysilicon channel process, one of critical steps in fabricating a vertical NAND flash memory. The process is called solid-phase crystallization, that is, annealing following depositing an amorphous silicon film on a side wall of a channel hole. Prediction of grain structures and grain size is of great importance to process engineers because grain boundaries degrade the bit-line current flowing along the channel. A set of Allen-Cahn equations for a polycrystalline film were numerically solved by finite difference method using a parallel computing platform. Our model could successfully reproduce experimental trends on film thickness dependence of the final grain size.
No Reference information available - sign in for access.
No Citation information available - sign in for access.
No Supplementary Data.
No Article Media
Document Type: Research Article
Publication date: April 1, 2017
More about this publication?
- Journal of Nanoelectronics and Optoelectronics (JNO) is an international and cross-disciplinary peer reviewed journal to consolidate emerging experimental and theoretical research activities in the areas of nanoscale electronic and optoelectronic materials and devices into a single and unique reference source. JNO aims to facilitate the dissemination of interdisciplinary research results in the inter-related and converging fields of nanoelectronics and optoelectronics.
- Editorial Board
- Information for Authors
- Subscribe to this Title
- Ingenta Connect is not responsible for the content or availability of external websites