Asynchronous Parallel Platforms with Balanced Performance and Energy
The landscape for digital integrated circuit design has changed from the one driven by performance to the one driven by energy or more-balanced design goals. Without the clock-related issues, asynchronous circuits enable further design tradeoffs and in-operation adaptive adjustments for energy efficiency. This paper presents a parallel homogeneous platform and a scalable heterogeneous platform implementing adaptive dynamic voltage scaling (DVS) based on the observation of system fullness and workload prediction. Datapath control logic with NULL cycle reduction and arbitration network is incorporated in the heterogeneous platform. The platforms have been integrated with the data processing units using the IBM 130 nm 8RF process. Results show that the adaptive DVS mechanism is effective in balancing the energy and performance in both platforms.
No Reference information available - sign in for access.
No Citation information available - sign in for access.
No Supplementary Data.
No Article Media
Document Type: Research Article
Publication date: 01 December 2014
More about this publication?
- The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field.
- Editorial Board
- Information for Authors
- Subscribe to this Title
- Terms & Conditions
- Ingenta Connect is not responsible for the content or availability of external websites