Skip to main content
padlock icon - secure page this page is secure

Nanoscale Static Random-Access-Memory Design Using Strained Underlap Ultra Thin Silicon on Insulator MOSFET for Improved Performance

Buy Article:

$106.23 + tax (Refund Policy)

Recent Samsung's announcement of mass production of fully depleted ultra thin silicon on insulator (UTSOI) at 28 nm process node develops fresh interest among the researchers for developing next process node of UTSOI. Below 28 nm feature size, USTOI come across various design challenges like high leakage current, lower driving capability and lesser gate controllability over channel. In this work, UTSOI with gate underlap and strained silicon channel (SUL) has been used to lower the leakage current and enhance the ON current (I ON) respectively. The high-k spacer is also incorporated in SUL to address gate controllability problem. We have shown the impact of different high-k spacer on I ON, OFF current (I OFF), total gate capacitance (C GG) and drain induced barrier lowering (DIBL). For the first time, we have explored the application of SUL device in circuit such as static RAM (SRAM). The proposed device also addresses the conflicting requirements of read and write operations. The results have shown that the SUL based SRAM achieves better read stability without degrading the write-ability of the SRAM cell. The proposed SRAM has also achieved 61% lower leakage power consumption than conventional SRAM due to the significant reduction of gate leakage current, OFF state current and subthreshold leakage current.
No Reference information available - sign in for access.
No Citation information available - sign in for access.
No Supplementary Data.
No Article Media
No Metrics

Keywords: GATE UNDERLAP; LEAKAGE CURRENT; SPACER DIELECTRIC CONSTANT; STATIC RAM (SRAM); ULTRA THIN SILICON ON INSULATOR

Document Type: Research Article

Publication date: April 1, 2017

More about this publication?
  • Journal of Nanoelectronics and Optoelectronics (JNO) is an international and cross-disciplinary peer reviewed journal to consolidate emerging experimental and theoretical research activities in the areas of nanoscale electronic and optoelectronic materials and devices into a single and unique reference source. JNO aims to facilitate the dissemination of interdisciplinary research results in the inter-related and converging fields of nanoelectronics and optoelectronics.
  • Editorial Board
  • Information for Authors
  • Subscribe to this Title
  • Ingenta Connect is not responsible for the content or availability of external websites
  • Access Key
  • Free content
  • Partial Free content
  • New content
  • Open access content
  • Partial Open access content
  • Subscribed content
  • Partial Subscribed content
  • Free trial content
Cookie Policy
X
Cookie Policy
Ingenta Connect website makes use of cookies so as to keep track of data that you have filled in. I am Happy with this Find out more