A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits

Authors: Bisdounis L.; Gouvetas D.; Koufopavlou O.

Source: International Journal of Electronics, Volume 84, Number 6, 1 June 1998 , pp. 599-613(15)

Publisher: Taylor and Francis Ltd

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content

Abstract:

An important issue in the design of VLSI circuits is the choice of the basic circuit approach and topology for implementing various logic and arithmetic functions. In this paper, several static and dynamic CMOS circuit design styles are evaluated in terms of area, propagation delay and power dissipation. The different design styles are compared by performing detailed transistor-level simulations on a benchmark circuit using HSPICE, and analysing the results in a statistical way. Based on the results of our analysis, some of the trade-offs that are possible during the design phase in order to improve the circuit power-delay product are identified.

Language: English

Document Type: Research article

The full text electronic article is available for purchase. You will be able to download the full text electronic article after payment.

$36.51 plus tax

 

OR

Back to top

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content
Page Help Click here for Page Help
Shopping cart
Tools
Sign in






Need to register?
Sign up here
Text size: A | A | A | A