Electrical Modeling of Thin-Film Transistors

In this: publication
By this: publisher
By this author: Hong, D. ;&nbsp; Yerubandi, G. ;&nbsp; Chiang, H. Q. ;&nbsp; Spiegelberg, M. C. ;&nbsp; Wager, J. F.

Authors: Hong, D.; Yerubandi, G.; Chiang, H. Q.; Spiegelberg, M. C.; Wager, J. F.

Source: Critical Reviews in Solid State and Material Sciences, Volume 32, Number 3, July 2007 , pp. 111-142(32)

Buy & download fulltext article:

Price: $56.94 plus tax (Refund Policy)

Abstract:

An overview of device physics-oriented electrical modeling of thin-film transistors (TFTs) is presented. Four specific models are considered: (i) square-law, (ii) 3-layer, (iii) comprehensive depletion-mode, and (iv) discrete trap. For each model, a functional assessment of model equations is undertaken in terms of independent and dependent variables, model parameters, physical operating parameters, and constraining inequalities in order to facilitate mapping of model equations into a corresponding equivalent circuit. Channel mobility and "subthreshold" current trends are elucidated. Finally, a conductance integral equation based on Shockley's gradual channel approximation is introduced and is employed in model development and device assessment.

Keywords: thin-film transistor; device modeling; square-law model; 3-layer model; comprehensive depletion-mode model; discrete trap model; conductance integral equation; channel mobility; fringing current artifacts; series resistance; trapping