A Low Power Correlator for CDMA Wireless Systems

Authors: Sahoo B.¹; Parhi K.K.²

Source: The Journal of VLSI Signal Processing, Volume 35, Number 1, August 2003 , pp. 105-112(8)

Publisher: Springer

Buy & download fulltext article:

Price: $47.00 plus tax (Refund Policy)

Abstract:

The complex valued matched filter correlators consume maximum power in the DS/SS CDMA receivers. These correlators accumulate 1024 samples lying in the range -7 to +7. This accumulation needs 3 data bits, 1 sign bit and 10 extra bits for overflow. Hence, the correlator can be implemented as a cascade of 4-bit full adder and a 10-bit incrementer. As a ripple carry adder (RCA) consumes the least power among all the existing adder architectures, we have implemented the 4-bit adder as a RCA. Previous incrementers were implemented as ripple counters. In this paper we propose a novel incrementer which is faster than a ripple counter based incrementer. Hence, it can be operated at a reduced voltage resulting in considerable power reduction. The incrementer is implemented using multiplexers, AND gates and TSPC registers. The ripple-counter correlator and the proposed incrementer correlator were laid out in MAGIC using 0.5 CMOS technology followed by power estimation using HSPICE. It is shown that the proposed architecture requires 50% less power than a ripple counter based design.

Keywords: correlator; low-power; incrementer; CDMA

Language: English

Document Type: Research article

Affiliations: 1: Broadcom Corp., 16215 Alton Parkway, Irvine, CA 92618 USA 2: Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA

Publication date: 2003-08-01