Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms

Authors: Bednara M.1; Teich J.2

Source: The Journal of Supercomputing, Volume 26, Number 2, September 2003 , pp. 149-165(17)

Publisher: Springer

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content

Abstract:

We consider the problem of automatic mapping of computation-intensive loop nests onto FPGA hardware. The regular cell array structure of these chips reflects the parallelism in regular loop-like computations. Furthermore, the flexibility of FPGAs allows the cost-effective implementation of reconfigurable high performance processor arrays. So far, there exists no continuous design flow that allows automated generation of FPGA configuration data from a loop nest specified in a high level language. Here, we present a methodology for automatic generation of synthesizable VHDL code specifying a processor array and optimized for FPGA implementation.

Keywords: regular processor arrays; space-time mapping; FPGA; design automation

Language: English

Document Type: Research article

Affiliations: 1: Computer Engineering Laboratory, University of Paderborn, Germany bednara@date.upb.de 2: Computer Engineering Laboratory, University of Paderborn, Germany teich@date.upb.de

The full text electronic article is available for purchase. You will be able to download the full text electronic article after payment.

$47.00 plus tax      Refund Policy

 

OR

Back to top

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content
Share this item with others: These icons link to social bookmarking sites where readers can share and discover new web pages.
Page Help Click here for Page Help
Shopping cart
Tools
Sign in






Need to register?
Sign up here
Text size: A | A | A | A