Architectural and Basic Circuit Considerations for a Flexible 128 × 128 Mixed-Signal SIMD Vision Chip

Authors: Liñán G.¹; Espejo S.²; Domínguez-Castro R.²; Rodríguez-Vázquez A.²

Source: Analog Integrated Circuits and Signal Processing, Volume 33, Number 2, November 2002 , pp. 179-190(12)

Publisher: Springer

Buy & download fulltext article:

Price: $47.00 plus tax (Refund Policy)

Abstract:

From a system level perspective, this paper presents a 128 × 128 flexible and reconfigurable Focal-Plane Analog Programmable Array Processor, which has been designed as a single chip in a 0.35 m standard digital 1P-5M CMOS technology. The core processing array has been designed to achieve high-speed of operation and large-enough accuracy ( sim 7 bits) with low power consumption. The chip includes on-chip program memory to allow for the execution of complex, sequential and/or bifurcation flow image processing algorithms. It also includes the structures and circuits needed to guarantee its embedding into conventional digital hosting systems: external data interchange and control are completely digital. The chip contains close to four million transistors, 90% of them working in analog mode. The chip features up to 330 GOPs (Giga Operations per second), and uses the power supply (180 GOP/Joule) and the silicon area (3.8 GOPS/mm²) efficiently, and is able to maintain VGA processing throughputs of 100 Frames/s with about 10–20 basic image processing tasks on each frame.

Keywords: vision chips; computational sensors; programmable array processors; mixed-signal VLSI

Language: English

Document Type: Research article

Affiliations: 1: Instituto de Microelectrónica de Sevilla—CNM-CSIC, Edificio CICA-CNM, C/Tarfia s/n, 41012-Sevilla, Spain Tel.: +34 95 5056666, Fax: +34 95 5056686 linan@imse.cnm.es 2: Instituto de Microelectrónica de Sevilla—CNM-CSIC, Edificio CICA-CNM, C/Tarfia s/n, 41012-Sevilla, Spain Tel.: +34 95 5056666, Fax: +34 95 5056686

Publication date: 2002-11-01