A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling

Authors: Waltari M.1; Halonen K.1

Source: Analog Integrated Circuits and Signal Processing, Volume 18, Number 1, January 1999 , pp. 21-31(11)

Publisher: Springer

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content

Abstract:

A fully differential sample-and-hold (S/H) circuit using double-sampling is presented. Compared to a conventional S/H configuration with a similar opamp the double-sampling gives a factor of two increase in the sampling rate while maintaining comparable power consumption. The circuit is designed in a 0.5 mum CMOS technology. The measurements show 10-bit operation up to the Nyquist frequency at the sampling rate of 220 MS/s with 25 mW @ 3 V power dissipation.

Keywords: sample-and-hold; CMOS; double-sampling; high-speed

Language: English

Document Type: Regular paper

Affiliations: 1: Helsinki University of Technology, Electronic Circuit Design Laboratory, FIN-02150 Espoo, Finland. E-mail: Mikko.Waltari@hut.fi

The full text electronic article is available for purchase. You will be able to download the full text electronic article after payment.

$42.00 plus tax

 

OR

Back to top

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content
Page Help Click here for Page Help
Shopping cart
Tools
Sign in






Need to register?
Sign up here
Text size: A | A | A | A