Integration, the VLSI Journal logo Elsevier logo

Publisher: Elsevier

Related content
Volume 36, Number 4, November 2003

< previous issue | all issues

Editorial Board
pp. v-vi(2)

Analog and mixed-signal IC design and design methodologies
pp. 157-159(3)
Author: Fernandez F.V.

1-V quasi constant-gm input/output rail-to-rail CMOS op-amp
pp. 161-174(14)
Authors: Carrillo J.M.; Duque-Carrillo J.F.; Torelli G.; Ausin J.L.

Low-power design techniques for low-voltage fast-settling operational amplifiers in switched-capacitor applications
pp. 175-189(15)
Authors: Lotfi R.; Taherzadeh-Sani M.; Azizi M.Y.; Shoaei O.

Performance evaluation of the low-voltage CML D-latch topology
pp. 191-209(19)
Authors: Alioto M.; Mita R.; Palumbo G.

Capacitor matching insensitive algorithmic ADC requiring no calibrations
pp. 211-228(18)
Authors: Quinn P.; Pribytko M.

A modem in CMOS technology for data communication on the low-voltage power line
pp. 229-236(8)
Authors: Guerra O.; Dominguez-Matas C.M.; Escalera S.; Garcia-Gonzalez J.M.; Linan G.; del Rio R.; Delgado-Restituto M.; Rodriguez-Vazquez A.

IPRAIL-intellectual property reuse-based analog IC layout automation
pp. 237-262(26)
Authors: Jangkrajarng N.; Bhattacharya S.; Hartono R.; Shi C.-J.R.

Author Index
pp. 263-264(2)

Contents Volume
pp. 265-266(2)

< previous issue | all issues

Key

Free Content
Free content
New Content
New content
Open Access Content
Open access content
Subscribed Content
Subscribed content
Free Trial Content
Free trial content

Text size:

A | A | A | A
Share this item with others: These icons link to social bookmarking sites where readers can share and discover new web pages. print icon Print this page