A review of high-level synthesis for dynamically reconfigurable FPGAs

Authors: Zhang X.; Ng K.W.

Source: Microprocessors and Microsystems, Volume 24, Number 4, 1 August 2000 , pp. 199-211(13)

Publisher: Elsevier

Buy & download fulltext article:

This article is hosted on another website.

You may be required to register, activate a subscription or purchase the article before you can obtain the full text.

Proceed

Keywords: Field programmable gate arrays; Dynamically reconfigurable systems; High-level synthesis

Language: English

Document Type: Research article

DOI: http://dx.doi.org/10.1016/S0141-9331(00)00074-0

Affiliations: 1: aDepartment of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, N.T., , Hong Kong, China

Publication date: 2000-08-01

Related content

Tools

Key

Free Content
Free content
New Content
New content
Open Access Content
Open access content
Subscribed Content
Subscribed content
Free Trial Content
Free trial content

Text size:

A | A | A | A
Share this item with others: These icons link to social bookmarking sites where readers can share and discover new web pages. print icon Print this page