Journal of Low Power Electronics logo American Scientific Publishers logo

The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field.

Publisher: American Scientific Publishers

Volume 5, Number 3, October 2009
Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content

< previous issue | next issue > | all issues

A Special Issue

A Special Issue on the “22nd IEEE International Conference on VLSI Design” New Delhi, India, 5-9 January 2009
pp. 255-256(2)
Authors: Panda, Rajendran; Panda, Preeti Ranjan

Research Articles

CMOS Proportional-to-Absolute Temperature Current Reference for Low Voltage Operation
pp. 257-264(8)
Author: Wadhwa, Sanjay Kumar

Switched-Capacitor Based Buck Converter Design Using Current Limiter
pp. 265-278(14)
Authors: Das, Tamal; Mandal, Pradip

A Novel Low Power, Variable Resolution Flash Analog-to-Digital Converter
pp. 279-290(12)
Authors: Kumar, A. Mahesh; Veeramachaneni, Sreehari; Srinivas, M.B.

Automatic Design of Low-Power Low-Voltage Analog Circuits Using Particle Swarm Optimization with Re-Initialization
pp. 291-302(12)
Authors: Thakker, Rajesh A.; Baghini, M. Shojaei; Patil, M.B.

Low-Power VLSI Design of LDPC Decoder Using Dynamic Voltage and Frequency Scaling for Additive White Gaussian Noise Channels
pp. 303-312(10)
Authors: Wang, Weihuang; Kim, Euncheol; Gunnam, Kiran K.; Choi, Gwan S.

Environment and Process Adaptive Low Power Wireless Baseband Signal Processing Using Dual Real-Time Feedback
pp. 313-325(13)
Authors: Nisar, Muhammad M.; Chatterjee, Abhijit

Design and Evaluation of an Energy-Delay-Area Efficient Datapath for Coarse-Grain Reconfigurable Computing Systems
pp. 326-338(13)
Authors: Purohit, Sohan; Lanuzza, Marco; Perri, Stefania; Corsonello, Pasquale; Margala, Martin

Dedicated Rewriting: Automatic Verification of Low Power Transformations in Register Transfer Level
pp. 339-353(15)
Authors: Viswanath, Vinod; Vasudevan, Shobha; Abraham, Jacob A.

Metric Based Multi-Timescale Control for Reducing Power in Embedded Systems
pp. 354-362(9)
Authors: Kataria, Nitin; Brewer, Forrest; Hespanha, João; Sherwood, Timothy

Temperature Aware Scheduling for Embedded Processors
pp. 363-372(10)
Authors: Jayaseelan, Ramkumar; Mitra, Tulika

A General Approach to High-Level Energy and Performance Estimation in System-on-Chip Architectures
pp. 373-384(12)
Authors: Penolazzi, Sandro; Hemani, Ahmed; Bolognino, Luca

Forecasting-Based Dynamic Virtual Channel Management for Power Reduction in Network-on-Chips
pp. 385-395(11)
Authors: Rahmani, Amir-Mohammad; Daneshtalab, Masoud; Afzali-Kusha, Ali; Pedram, Massoud

A Novel Synthetic Traffic Pattern for Power/Performance Analysis of Network-on-Chips Using Negative Exponential Distribution
pp. 396-405(10)
Authors: Rahmani, Amir-Mohammad; Afzali-Kusha, Ali; Pedram, Massoud

< previous issue | next issue > | all issues

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content
Share this item with others: These icons link to social bookmarking sites where readers can share and discover new web pages.
Page Help Click here for Page Help
Shopping cart
Tools
Sign in






Need to register?
Sign up here
Text size: A | A | A | A