Low Power and High Performance Arithmetic Circuits in Feedthrough CMOS Logic Family for Low Power Applications

Authors: Navarro-Botello, Victor; Montiel-Nelson, Juan A.; Nooshabadi, Saeid

Source: Journal of Low Power Electronics, Volume 2, Number 2, August 2006 , pp. 300-307(8)

Publisher: American Scientific Publishers

Key:

- Free Content

- New Content

- Subscribed Content

- Free Trial Content

Abstract:

This paper presents the design of low power high performance arithmetic circuits using the feedthrough logic (FTL) concept. FTL is ideally suited for the circuit design where the critical path is made of a large cascade of inverting gates. Its high fanout and high switching frequencies are due to both lower delay and dynamic power consumption. Low power FTL arithmetic circuits provides for smaller propagation delay time (2.6 times), lower energy consumption (31%), and similar combined delay, power consumption, and active area product, when compared with the standard CMOS technologies.

Keywords: FEEDTHROUGH LOGIC; LOW POWER ARITHMETIC CIRCUITS; HIGH SPEED CMOS TECHNIQUES

Document Type: Conference report

DOI: 10.1166/jolpe.2006.066

The full text electronic article is available for purchase. You will be able to download the full text electronic article after payment.

$210.00 plus tax