Software Level Power Consumption Models and Power Saving Techniques for Embedded DSP Processors

Authors: Bleakley, C.J.; Casas-Sanchez, Miguel; Rizo-Morente, Jose

Source: Journal of Low Power Electronics, Volume 2, Number 2, August 2006 , pp. 281-290(10)

Publisher: American Scientific Publishers

Key:

- Free Content

- New Content

- Subscribed Content

- Free Trial Content

Abstract:

This paper presents an overview of software level power consumption models and power saving techniques for embedded Digital Signal Processors (DSPs). The paper evaluates their application to the Texas Instruments TMS320VC5510 DSP. Software level power consumption models introduced in the literature are presented, along with their advantages and disadvantages. An enhanced software level power consumption model is proposed for the processor and is shown to achieve an accuracy of 96.8% or greater across a range of benchmarks. Several power saving techniques are presented with discussion of their relevance to the C5510 processor architecture. The significance of various instruction components with respect to consumption are considered in detail.

Keywords: LOW POWER DSP; SOFTWARE LEVEL POWER ESTIMATION; SOFTWARE OPTIMIZATION; POWER BENCHMARKS

Document Type: Conference report

DOI: 10.1166/jolpe.2006.070

The full text electronic article is available for purchase. You will be able to download the full text electronic article after payment.

$213.00 plus tax Refund Policy