Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, Gate Length Biasing, and Threshold Voltage Selection

Authors: Bhardwaj, Sarvesh; Cao, Yu; Vrudhula, Sarma

Source: Journal of Low Power Electronics, Volume 2, Number 2, August 2006 , pp. 240-250(11)

Publisher: American Scientific Publishers

Key:

- Free Content

- New Content

- Subscribed Content

- Free Trial Content

Abstract:

This paper proposes a novel methodology for statistical leakage minimization of digital circuits. A function of mean and variance of the circuit leakage is minimized with constraint on α-percentile of the path delays using physical delay models fitted to a 90-nm industrial technology. Since the leakage is a strong function of the threshold voltage and gate length, considering them as design variables can provide significant amount of power savings. The formulated leakage minimization problem is shown to be a multivariable convex optimization problem under specific variable transformations. We demonstrate that our statistical optimization can lead to more than 50% reduction in the 90-percentile leakage for a 6% increase in the required time constraint.

Keywords: LEAKAGE MINIMIZATION; STATISTICAL OPTIMIZATION; GATE SIZING; CONVEX OPTIMIZATION; PROBABILITY; GATE LENGTH BIASING

Document Type: Research article

DOI: 10.1166/jolpe.2006.065

The full text electronic article is available for purchase. You will be able to download the full text electronic article after payment.

$210.00 plus tax