IngentaConnect Reducing Instruction Translation Look-Aside Buffer Energy Through...

Authors: Allu, Bramha; Zhang, Wei

Source: Journal of Low Power Electronics, Volume 2, Number 2, August 2006 , pp. 140-147(8)

Publisher: American Scientific Publishers

Abstract:

Power consumption has become a first order design consideration for both the high-performance microprocessors and embedded systems. Translation Look-aside Buffer (TLB), which is a small Content Addressable Memory (CAM) structure to assist in mapping virtual addresses to physical addresses, can consume a notable fraction of on-chip power (e.g., 17% on StrongARM SA110) and also has high power density. This paper proposes a novel compiler-directed approach to direct the instruction TLB (iTLB) energy conservation for VLIW processors without compromising performance. The idea is to resize the iTLB dynamically to fit the demands of applications at runtime based on the compiler's analysis. Since only a small portion of iTLB entries are actively accessed during the execution of loops, which typically take long execution time, we propose to resize the iTLB at the loop granularity. Our experiments show that such a strategy can effectively reduce the iTLB energy consumption by 81.3% on average with minimum impact on performance and hardware cost.

Keywords: INSTRUCTION TLB; ENERGY CONSUMPTION; COMPILER; DYNAMIC RESIZE

Document Type: Research article

DOI: 10.1166/jolpe.2006.061

Your trusted access to this article has expired.

The full text electronic article is available for purchase. You will be able to download the full text electronic article after payment.

$213.00 plus tax Refund Policy

Reducing Instruction Translation Look-Aside Buffer Energy Through Compiler-Directed Resizing