An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth

Authors: Schuster, Christian; Piguet, Christian; Nagel, Jean-Luc; Farine, Pierre-André

Source: Journal of Low Power Electronics, Volume 1, Number 1, April 2005 , pp. 3-10(8)

Publisher: American Scientific Publishers

Buy & download fulltext article:

The full text is free.

View now:

PDF 217kb

Abstract:

This paper presents a new methodology allowing to compare several architectures (or micro- architectures) performing the same function and to select the one presenting the smallest total power consumption under fixed supply voltage (Vdd), threshold voltage (Vth) and frequency (f) constraints. The smallest total power consumption, which is closely related to the architecture, results clearly from a tradeoff between static and dynamic power. Static power reduction leads to select architectures with a small number of cells and not with a small number of transitions, as it was the case when only dynamic power reduction was targeted. As an example, this methodology is applied to the selection of the lowest power consuming architecture among a set of eleven 16 bit multipliers.

Articles that cite this article?

Keywords: ARCHITECTURE; DYNAMIC CONSUMPTION; LOW POWER; STATIC CONSUMPTION; MULTIPLIER

Document Type: Research article

DOI: http://dx.doi.org/10.1166/jolpe.2005.006

Publication date: 2005-04-01

More about this publication?

The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field.
Editorial Board
Information for Authors
Subscribe to this Title
Terms & Conditions
ingentaconnect is not responsible for the content or availability of external websites