Home >> Journal of Low Power Electronics, Volume 1, Number 1
Journal of Low Power Electronics logo American Scientific Publishers logo

The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field.

Publisher: American Scientific Publishers

More about this publication?
Related content
Volume 1, Number 1, April 2005

all issues | next issue >

Editorial

Free Content Welcome to the Journal of Low Power Electronics
pp. 1-2(2)
Author: Girard, Patrick

Research Articles

Free Content An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth
pp. 3-10(8)
Authors: Schuster, Christian; Piguet, Christian; Nagel, Jean-Luc; Farine, Pierre-André

Free Content Selective Clock-Gating for Low-Power Synchronous Counters
pp. 11-19(9)
Authors: Parra, Pilar; Acosta, Antonio J.; Jiménez, Raúl; Valencia, Manuel

Free Content Compact and Secured Primitives for the Design of Asynchronous Circuits
pp. 20-26(7)
Authors: Razafindraibe, A.; Robert, M.; Maurine, P.

Free Content Frame-Based Dynamic Voltage and Frequency Scaling for an MPEG Player
pp. 27-43(17)
Authors: Choi, Kihwan; Cheng, Wei-Chung; Pedram, Massoud

Free Content Energy-Aware MPEG-4 FGS Streaming
pp. 44-51(8)
Authors: Choi, Kihwan; Kim, Kwanho; Pedram, Massoud

Free Content Low-Energy Heterogeneous Non-Volatile Memory Systems for Mobile Systems
pp. 52-62(11)
Authors: Lee, Hyung Gyu; Chang, Naehyuck

Free Content Selecting Error Correcting Codes to Minimize Power in Memory Checker Circuits
pp. 63-72(10)
Authors: Ghosh, Shalini; Basu, Sugato; Touba, Nur A.

Free Content Power and Design for Test: A Design Automation Perspective
pp. 73-84(12)
Authors: De Colle, Aurelia; Ramnath, Sanjay; Hirech, Mokhtar; Chebiyam, Subramanian

Free Content Low Power Scan Chain Design: A Solution for an Efficient Tradeoff Between Test Power and Scan Routing
pp. 85-95(11)
Authors: Girard, Patrick; Bonhomme, Yannick

all issues | next issue >

Marked list

Key

Free Content
Free content
New Content
New content
Open Access Content
Open access content
Subscribed Content
Subscribed content
Free Trial Content
Free trial content

Text size:

A | A | A | A
^ Back to top
Share this item with others: These icons link to social bookmarking sites where readers can share and discover new web pages. print icon Print this page