Modeling Based Design of Graphene Heat Spreaders and Interconnects in 3-D Integrated Circuits
Computer simulation tools are used to study the feasibility of graphene's applications for thermal management of electronic circuits. We simulated heat propagation in generic 3-D chips built on silicon-on-insulator substrates. Graphene and few-layer graphene were considered to be incorporated within the chips as heat spreaders in order to utilize graphene's extremely high thermal conductivity. They can simultaneously play a role of interconnects. The heat propagation equations were solved numerically using the finite element analysis method. We observed that the incorporation of graphene and few layer graphene with proper heat sinks substantially lowered the temperature of circuits. The maximum temperature within the chip was studied as a function of thermal conductivity of graphene, thickness of few-layer graphene and bonding layer thickness. The simulation results are important for development of the high-heat-flux thermal management approach for semiconductor devices.
No Reference information available - sign in for access.
No Citation information available - sign in for access.
No Supplementary Data.
Document Type: Research Article
Publication date: 2010-12-01
More about this publication?
- Journal of Nanoelectronics and Optoelectronics (JNO) is an international and cross-disciplinary peer reviewed journal to consolidate emerging experimental and theoretical research activities in the areas of nanoscale electronic and optoelectronic materials and devices into a single and unique reference source. JNO aims to facilitate the dissemination of interdisciplinary research results in the inter-related and converging fields of nanoelectronics and optoelectronics.
- Editorial Board
- Information for Authors
- Subscribe to this Title
- Ingenta Connect is not responsible for the content or availability of external websites