Journal of Nanoelectronics and Optoelectronics logo American Scientific Publishers logo

Journal of Nanoelectronics and Optoelectronics (JNO) is an international and cross-disciplinary peer reviewed journal to consolidate emerging experimental and theoretical research activities in the areas of nanoscale electronic and optoelectronic materials and devices into a single and unique reference source. JNO aims to facilitate the dissemination of interdisciplinary research results in the inter-related and converging fields of nanoelectronics and optoelectronics.

Publisher: American Scientific Publishers

Volume 3, Number 3, December 2008
Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content

< previous issue | next issue > | all issues

Reviews

Free Content Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges
pp. 203-230(28)
Author: Likharev, Konstantin K.

Simulation of Heat Conduction in Suspended Graphene Flakes of Variable Shapes
pp. 249-269(21)
Authors: Subrina, Samia; Kotchetkov, Dmitri

Research Articles

Perpendicular Recording with Reduced Skew Angle Sensitivity
pp. 270-273(4)
Authors: Stefanescu, E.; Amos, N.; Ikkawi, R.; Lee, B.; Chomko, R.; Litvinov, D.; Khizroev, S.

The Effect of Ion Implantation on Magnetic Properties of CoPd Multilayer Structures Possessing Perpendicular Anisotropy
pp. 274-276(3)
Authors: Krichevsky, A.; Lavrenov, A.; Amos, N.; Hu, B.; Taylor, K.; Khizroev, S.

Photoluminescence Investigation of the Effects of Barrier Thickness and Monolayer Coverage on Properties of Bilayer InAs/GaAs Quantum Dots
pp. 277-280(4)
Authors: Chakrabarti, S.; Halder, N.; Sengupta, S.; Charthad, Jayant; Ghosh, Sandip; Stanley, C.R.

Characterization of Nanowire CMOS Amplifiers Using Fully Depleted Surrounding Gate Transistors
pp. 281-288(8)
Authors: Hamedi-Hagh, Sotoudeh; Bindal, Ahmet

Design and Modelling of Single Electron Transistor Based Reconfigurable Adder-Subtractor
pp. 289-296(8)
Authors: Rathnakannan, K.; Vanaja Ranjan, P.

Two Dimensional Analytical Potential Modeling of Nanoscale Fully Depleted Metal Gate Double Gate MOSFET
pp. 297-306(10)
Authors: Vishvakarma, S.K.; Saxena, A.K.; Dasgupta, S.

< previous issue | next issue > | all issues

Key:
Free Content - Free Content
New Content - New Content
Subscribed Content - Subscribed Content
Free Trial Content - Free Trial Content
Share this item with others: These icons link to social bookmarking sites where readers can share and discover new web pages.
Page Help Click here for Page Help
Shopping cart
Tools
Sign in






Need to register?
Sign up here
Text size: A | A | A | A